Australasia's Biggest Online Store

Shop over a million Toys in our Huge New Range

Verilog Styles for Synthesis of Digital Systems
By

Rating

Product Description
Product Details

Table of Contents

(NOTE: Most chapters begin with Introduction and end with Conclusion, Exercises, and References.)

1. Introduction.

References.



2. Basic Language Constructs.

Preliminaries. Datatypes. Modules.



3. Structural and Behavioral Specification.

Basic Gates. Modeling Levels. Writing Styles. Synthesizable Operations. Continuous Assignments.



4. Simulation.

Types of Simulators. Using the VCS Simulator. Testbenches. Debugging.



5. Procedural Specification.

The Always Block. Functions and Tasks. Blocking and Non-Blocking Assignments. Control Constructs. Synthesis of Conditional Constructs. Example: Combinational Modules. Flipflops versus Latches. Memory.



6. Design Approaches for Single Modules.

Basic Design Methodology. The Specification. Structuring the Design. Design Example 1-A Simple Down Counter. Example 2-Unsigned Parallel-Serial Multiplier. An Alternative Approach to Specifying Flipflops. Common Problems and Fixes. Debugging Strategies.



7. Validation of Single Modules.

Sources of Verification Vectors. Verification Testbench Coding Approaches. Post-Synthesis Verification. Formal Verification. System-Level Verification.



8. Finite State Machine Styles.

Synthesis of State Machines. Example Specifications.



9. Control-Point Writing Style.

Instantiation of Parameterized Modules. Control-Point Style. Using Vendor's Components.



10. Managing Complexity-Large Designs.

Steps in High-Level Design. Design Partitioning. Controller Design Styles. Example of Explicit Style-Motion Estimator. Example of Implicit Style-Cache Store. Another Implicit Style Example: MIPS200.



11. Improving Timing, Area, and Power.

Timing Issues in Design. Low Power Design. Area Issues in Design.



12. Design Compilation.

Running Example: Alarm Clock. Setting Up. Invoking Synthesis. The Log File.



13. Synthesis to Standard Cells.

Synthesis Flow.



14. Synthesis to FPGA.

FPGA as a Target Technology. Using the Altera Tools. Using the Xilinx Tools. Generating Memory Arrays. Using Embedded Arrays as ROM. FPGA Reports. Gate-Level Simulation.



15. Gate Level Simulation and Testing.

Ad-Hoc Test Techniques. Scan Insertion in Synthesis. Built-in Self-Test.



16. Alternative Writing Styles.

Behavioral Compiler Styles. Self-Timed Style. Encapsulated Style. Future HDL Development.



17. Mixed Technology Design.

Digital/Analog. Hardware/Software. A Small Example.



Appendix A: Verilog Examples.

Combinational Logic Structures. Sequential Logic Structures.



Appendix B: http://www.prenhall.com/smith/franzon.


Index.

Ask a Question About this Product More...
Write your question below:
Look for similar items by category
How Fishpond Works
Fishpond works with suppliers all over the world to bring you a huge selection of products, really great prices, and delivery included on over 25 million products that we sell. We do our best every day to make Fishpond an awesome place for customers to shop and get what they want — all at the best prices online.
Webmasters, Bloggers & Website Owners
You can earn a 5% commission by selling Verilog Styles for Synthesis of Digital Systems on your website. It's easy to get started - we will give you example code. After you're set-up, your website can earn you money while you work, play or even sleep! You should start right now!
Authors / Publishers
Are you the Author or Publisher of a book? Or the manufacturer of one of the millions of products that we sell. You can improve sales and grow your revenue by submitting additional information on this title. The better the information we have about a product, the more we will sell!
Item ships from and is sold by Fishpond World Ltd.
Back to top